The Role of Cache Memory In Enhancing Microprocessor Performance in PT. Srikandi Sinergi Sakti
DOI:
https://doi.org/10.59188/eduvest.v4i12.43139Keywords:
Cache Memory, Microprocessor, System Performance, Data Access Time, Computer Architecture SimulationAbstract
Cache memory in microprocessors has an important role in improving computer system performance by reducing data access time. This research aims to test the hypothesis that increasing the size and level of cache memory can significantly improve microprocessor performance. The research methodology involves a literature study on the concept of cache memory and experimental simulations using computer architecture simulators, such as Gem5, to model scenarios with varying cache sizes and levels. In these simulations, performance parameters such as memory access latency, throughput, and Instructions Per Cycle (IPC) were measured and analyzed. The results show that increasing cache size and level generally contributes towards improving microprocessor performance by reducing data access time. Further statistical analysis supports the hypothesis that there is a positive correlation between cache size and level and system efficiency. These findings provide useful insights in future microprocessor architecture design and memory system optimization.
References
Adegbija, T., Rogacs, A., Patel, C., & Gordon-Ross, A. (2017). Microprocessor optimizations for the internet of things: A survey. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 37(1), 7–20.
Beckmann, N., & Sanchez, D. (2017). Maximizing cache performance under uncertainty. 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), 109–120.
Brais, H., Kalayappan, R., & Panda, P. R. (2020). A survey of cache simulators. ACM Computing Surveys (CSUR), 53(1), 1–32.
Chen, X., Chang, L.-W., Rodrigues, C. I., Lv, J., Wang, Z., & Hwu, W.-M. (2014). Adaptive cache management for energy-efficient GPU computing. 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, 343–355.
Drolia, U., Guo, K., Tan, J., Gandhi, R., & Narasimhan, P. (2017). Cachier: Edge-caching for recognition applications. 2017 IEEE 37th International Conference on Distributed Computing Systems (ICDCS), 276–286.
Gill, S. S., Wu, H., Patros, P., Ottaviani, C., Arora, P., Pujol, V. C., Haunschild, D., Parlikad, A. K., Cetinkaya, O., & Lutfiyya, H. (2024). Modern computing: Vision and challenges. Telematics and Informatics Reports, 100116.
Hazarika, A., Poddar, S., & Rahaman, H. (2020). Survey on memory management techniques in heterogeneous computing systems. IET Computers & Digital Techniques, 14(2), 47–60.
Hwang, I., Lee, J., Kang, H., Lee, G., & Kim, H. (2024). Survey of CPU and memory simulators in computer architecture: A comprehensive analysis including compiler integration and emerging technology applications. Simulation Modelling Practice and Theory, 103032.
Lanka, S., Konjeti, P. C., & Pinto, C. A. (2024). A Review: Complete Analysis of the Cache Architecture for Better Performance. 2024 Second International Conference on Inventive Computing and Informatics (ICICI), 768–771.
Linares-Vasquez, M., Vendome, C., Luo, Q., & Poshyvanyk, D. (2015). How developers detect and fix performance bottlenecks in android apps. 2015 IEEE International Conference on Software Maintenance and Evolution (ICSME), 352–361.
Lowe-Power, J., Ahmad, A. M., Akram, A., Alian, M., Amslinger, R., Andreozzi, M., Armejach, A., Asmussen, N., Beckmann, B., & Bharadwaj, S. (2020). The gem5 simulator: Version 20.0+. ArXiv Preprint ArXiv:2007.03152.
Ma, K., Zheng, Y., Li, S., Swaminathan, K., Li, X., Liu, Y., Sampson, J., Xie, Y., & Narayanan, V. (2015). Architecture exploration for ambient energy harvesting nonvolatile processors. 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), 526–537.
Mittal, S. (2014). A survey of architectural techniques for improving cache power efficiency. Sustainable Computing: Informatics and Systems, 4(1), 33–43.
Mittal, S., & Vetter, J. S. (2015). A survey of architectural approaches for data compression in cache and main memory systems. IEEE Transactions on Parallel and Distributed Systems, 27(5), 1524–1536.
Van den Steen, S., Eyerman, S., De Pestel, S., Mechri, M., Carlson, T. E., Black-Schaffer, D., Hagersten, E., & Eeckhout, L. (2016). Analytical processor performance and power modeling using micro-architecture independent characteristics. IEEE Transactions on Computers, 65(12), 3537–3551.
Zulfa, M. I., Hartanto, R., & Permanasari, A. E. (2020). Caching strategy for Web application–a systematic literature review. International Journal of Web Information Systems, 16(5), 545–569.
Published
Issue
Section
License
Copyright (c) 2024 Hendarin, Jan Everhard Riwurohi, Setyo Arief Arachman
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
